Capacitance-to-Digital Converter (CDC) ICs available in the market use square wave excitation signals but a sinusoidal excitation is preferred in various applications, such as ice detection, liquid level measurement, humidity measurement, proximity sensing, etc. A dual slope technique based CDC that employs a sinusoidal excitation has been reported recently, but it requires a large number of excitation cycles, to complete an accurate conversion. This paper presents an improved CDC that employs a specially designed method to achieve high accuracy even when a much smaller number of excitation cycles, than the reported scheme, are employed to complete the conversion. A prototype CDC has been developed and tested. In comparison with an existing CDC, the new CDC achieved a substantial reduction (by a factor of 4000) in the number of excitation cycles during integration period, resulting in an improved update rate. Worst case error observed from the prototype CDC was less than 0.24%.
INTRODUCTION
Industrial and scientific applications of capacitive sensors are numerous [1] , [2] . Some of the important applications are ice detection [3] , proximity sensing [4] - [6] humidity measurement [7] , flow measurement [8] , etc. Change in capacitance of the sensor is conventionally measured using bridge based circuits [9] , phase sensitive detection based schemes [10] followed by an analog-to-digital converter for digitized output. Capacitance-to-Digital Converters (CDC), in which the capacitive sensor is an integral part of the CDC that provides a direct digital output are also available. These CDCs work based on charge balance, dual-slope [11] , sigma-delta [12] techniques. In many capacitive sensing applications, a sinusoidal excitation is preferred [1] , [5] - [8] , [13] , [14] but most of the CDCs available [11] , [12] use dc or square wave excitation. Recently, a CDC that uses a sinusoidal source as excitation was developed [15] . Though it possesses all the advantages such as high accuracy, immunity to noise, etc. of a dual-slope converter [16] , it requires a large number of excitation cycles to complete an accurate conversion, leading to a low conversion speed. It will be advantageous if the conversion speed can be increased without losing its accuracy. In this paper, a method is proposed to achieve fast conversion rates keeping its accuracy high. Operation of the CDC, methodology to achieve high accuracy even at high conversion speeds, details of the prototype developed and test results are discussed in the rest of the paper.
II. CAPACITANCE-TO-DIGITAL CONVERTER WITH SINUSOIDAL EXCITATION
A. Operation of the CDC A block diagram of a dual-slope CDC that provides digital value of capacitance of the sensor, which is excited with a sinusoidal electrical excitation [15] is given in Fig. 1 . A brief note on operation of the same is given in this section. Capacitive sensor C x is an integral part of the CDC. The CDC has a known capacitance C S , switches S 1 , S 2 and S 3 , control and logic unit (CLU) along with an integrator formed by opamp OA, resistance R and feedback capacitor C F . The sensor is excited from source
, where  = 2πf and f = 1/T, T is the time period of excitation sine wave. The CDC has two phases of operation, an auto-zero phase and a conversion phase. The conversion phase consists of a preset integration period of time T 1 and a de-integration period T 2 as shown in Fig. 2 . During T 1 , the CLU sets S 1 in position-1 causing a charging current t V C m x   cos to flow through the capacitor C x . This current, also flows through Z F1 . In the prototype, Z F1 was realized using a capacitor C F1 . The output v o1 of the charge amplifier, formed using OA 1 , is given to node-1 of S 2 and also to an amplifier with gain -1 (formed by opamp OA 2 , two resistors R A ). Its output v o2 = -v o1 . It is given to node-0 of S 2 . Voltage signals v o1 and v o2 can be represented as
The CLU keeps S 2 in position-0 for v in > 0 otherwise it is in position-1. CLU gets the data about v in > 0 or not, via comparator OC 1 . Thus, during T 1 , the resulting voltage v i at the input of the integrator will be uni-polar as indicated in Fig. 2 . Thus, for every half cycle of v o1 , output v oi of integrator will change by V KX , where V KX is given by (1) .
During the interval of first half cycle, the charge transferred ) (t Q to C F can be represented by (2) . At the end of T/2, total
During the negative half cycle of v o1 , the v i remains a positive signal due to the action of CLU and S 2 as mentioned above. Thus on completion of one excitation cycle, the charge acquired by C F will be   , and corresponding change in v oi will be 2V KX . This process is continued till time t = T 1 = N 1 T, where N 1 is the number of excitation cycles in T 1 as shown in Fig. 2 . Total charge )
As soon as integration period ends, the CLU sets S 1 to position-0, including the known capacitance C S in the circuit. Switch S 3 is maintained at position-1 during T 2 . The voltage signals v o1 and v o2 will be then,
In de-integration period T 2 , the CLU keeps S 2 in 1 whenever v in > 0 and in 0, otherwise. The resulting signal v i during T 2 is shown in Fig. 2 . On completion of first half cycle of v i , during T 2 , the integrator voltage will change by V KS , as given in (4) . The change in v oi is in such a way that it progresses towards zero. The charge
in C F as a function of time can be represented as in (5) . The same occurs during the next half cycle and total change in charge in C F after one full cycle of input excitation will be  
This process will continue till all the charge acquired during T 1 is discharged (v oi becomes zero at this point) and the comparator output v C changes from low to high as in Fig. 2 . This is recognized by CLU as end of conversion phase. The deintegration time T 2 (= N 2 T) is noted using counter unit of CLU. Total charge acquired during T 2 is given in (6) .
This is equal to the magnitude of total charge acquired by C F during T 1 , given in (3), thus we can write
Or, we can represent unknown capacitance C x as in (7) , where N 1 is a preset count, N 2 is a measured count and C S is a known capacitance.
B. Measurement Clock Signal, CLK The time T 1 is generated and time T 2 is measured using the counter in the CLU. This counter can use a clock which can have a higher frequency f C than excitation frequency f, i.e., Fig. 4 . Exploded view of the final cycle during T2, indicated in Fig. 3 . Conversion is complete during this cycle; hence charge transferred to CF by this partial cycle (time before wavy shaded area) of vi is less than VKSCF. As the charge transferred to CF during this cycle is not linearly related to time, this introduces an error in calculation of Cx, which can be large when a few number of excitation cycles are used as in Fig. 2 and Fig. 3 . In this figure, the vi is sliced into 50 equal areas (in this drawing, this number is chosen arbitrarily as an example and it can be much larger than 50, in actual practice). The vertical lines separate these equal areas. Charge transferred to CF by each of these areas is equal VKSCF/50. By using this information, i.e., the number of equal areas within the partial cycle, the error introduced in the conversion can be substantially reduced. This can be achieved using (a) look-up table, (b) a suitable algorithm or (c) a special clock as shown. If a normal clock is used [for methods (a) and (b)] for measurement of time, then, its time period should be smaller than the smallest width of the equal area indicated. f C = nf, where n is an integer. In such a case, T 1 can be represented as T 1 = N 1C T C , where N 1C is the number of clock counts required to complete T 1 and T C is the clock period. Similarly, the de-integration time T 2 will get modified as T 2 = N 2C T C , where N 2C is the number of clocks taken to complete T 2 . Thus, (7) will get modified as in (8) .
C. Non-linear Error and Conversion Rate
The above expressions (7) and (8) are valid when C x is an integer multiple of C S . For example, if C x < C S then v i and V KX during T 1 and v oi at the end of T 1 will be less than that shown in Fig. 2 . Waveforms for such a condition are shown in Fig. 3 .
Since C S has not changed, the value of V KS will remain same. In this condition, during T 2 , the v oi will reach zero before completion of a half cycle of v i as indicated in Fig. 3 . Since the charge transfer during the cycle is not a linear function of time, as in (5), such a situation will introduce an error in the computation of C x , using (7) .
This non-linearity occurs only in the final excitation (half) cycle. Thus, if we choose a large value for N 2 (and N 1 ), the associated error will be relatively small. But, this directly increases conversion time [15] , leading to very low conversion rate. Next section discusses a method to correct for this nonlinearity, hence enabling the CDC to complete the conversion in a few cycles of input excitation, significantly improving the conversion rate.
III. A METHOD FOR ACHEIVING A HIGH-SPEED CDC HAVING NEGLIGIBLE NON-LINEAR ERROR OWING TO PARTIAL EXCITATION CYCLE
Let us split the de-integration period T 2 into two parts, T 2A and T 2B . T 2A represents the time taken to complete the fullcycles of v i , while T 2B indicates the duration of partial cycle of v i as indicated in Fig. 3 . For the case shown in Fig. 3 , T 2A = T (two complete half cycles of input excitation). When we measure the time using a high frequency clock as described in Section II-B, the total count of the counter during T 2 can be split into counts N 2CA during T 2A and counts N 2CB for the duration T 2B . In such a case, (8) will get modified as
CA N 2 represents counts corresponding to complete cycles of v i while that of CB N 2 gives the counts corresponding to the partial half-cycle. As mentioned in the previous section, there will be error (associated with term CB N 2 ) in the computation of C x as the charge transfer to C F is not linearly related to time and hence count CB N 2 , within a cycle of v i .
If the charge transferred to the C F within a half-cycle of v i can be split into small but equal amount of charge packets and if CLU counts the number of packets during the time T 2B , we will get a count that is linearly related to the actual charge transferred to C F . For example, Fig. 4 shows a half-cycle of v i which is split into m (= 50) portions, each having equal area. Each equal area portion in v i contribute an equal amount of charge (or charge packet) to C F . Once the measurement of T 2B is made using CLK. The number of charge packets within this period can be obtained by various methods including (a) using a look-up table of computed and stored values of number of charge packets for each N 2CB in a half-cycle, or (b) once the N 2CB is known from counter, the number of charge packets can be computed using the expression (10) .
Then the corrected count ) (
during T 2B can be used to compute C x , given in (9) . A flow chart for implementing this method is given in Fig. 5 . The third method is (c) by employing a circuit to generate a special clock. The special clock signal will have a transition (either from low to high or vice versa) whenever charge in C F reaches that of value of a charge packet (corresponding to equal area). The circuit that provides such a special clock is given in Fig. 6 . Input to this circuit is v in , as indicated. It has two switches S 4 and S 5 , an integrator, a comparator OC 2 which controls the switch S 5, comparator OC 1 (from the proposed CDC shown in Fig. 1 ) and a XOR gate which controls switch S 4 . Let us assume, initially that the v oi2 is lower than V R (a dc voltage) and output of OC 2 is high. Then S 4 is in position-0 and S 5 will be in position-1. Since now (in this condition) input to integrator is connected to -v in , v oi2 will increase with time. Once v oi2 reaches V R , the OC 2 will change its state from high to low setting S 4 to position-1 and S 5 to position-0. In this case, integrator input is connected to v in , hence the integrator voltage v oi2 will decrease towards zero. Once it reaches zero, OC 2 will change its state to high. Then the circuit operates as explained above. The above explanation for position of switch S 4 is valid for v in > 0. For v in < 0, the switch S 4 will be in position-1 when OC 2 is high. It will be at 0, otherwise. This is ensured by the action of an XOR gate. By doing this, it makes sure that if integrator has to go towards zero, its input will be -v in (which is a positive quantity as v in < 0) and it will be v in if v oi2 has to increase towards V R . Since input to the integrator is a sine wave and output of OC 2 changes its position whenever v oi2 changes from 0 to V R (receiving a charge packet of C F2 V R ) or V R to 0, i. e., receiving a charge packet of -C F2 V R , the output signal v C1 changes its state (transition from low to high or high to low), providing a special clock that helps to split the sine wave duration into equal areas that provides charge packets of equal value to the main integrator capacitor C F of the converter, as required by the method (c) listed above. Once the CDC uses the special clock, the counter needs to increase its count by one whenever there is a transition in the special clock. In this condition, the integrator time T 1 can be set as time taken by the converter to complete N SP1 transitions of special clock. Similarly, the counter output during de-integration time T 2 will be the number of transitions N SP2 of the special clock until v oi reaches zero. The charge acquired by C F during integration period will be , irrespective of presence of partial excitation cycle. Since the magnitude of charge acquired and the amount discharged are equal, we can write
Since N SP1 and N SP2 in (11) represent number of charge packets received by C F during integration and de-integration period, respectively, the value of C x is now available in digital domain by taking the ratio of the present count N SP1 and measured count N SP2 and then multiplying it with known value of capacitance C S . As explained earlier, in the new method, by using the counts N SP1 and N SP2 (corresponding to the number of charge packets) the error introduced (in the earlier method) owing to presence of partial cycle of excitation is substantially reduced.
IV. EXPERIMENTAL SETUP AND RESULTS
In order to test the efficacy of the proposed algorithm a prototype of the proposed CDC was built and tested in the laboratory. An external clock CLK with a frequency 2 MHz was given to the CLU using an Agilent function generator 33220A. Various circuit parameters of the CDC chosen were Fig. 6 . Block diagram of the circuit which provides special clock that can be used by the CDC shown in Fig. 1 . It consists of an inverting amplifier (opamp OA3, resistors RB, RB), integrator (opamp OA4, resistors R2, capacitor CF2), comparator OC2, two switches S4 and S5 and an XOR gate. OC1 is already a part of the CDC as indicated in Fig. 1 . C F1 = 470 pF, R = 39.541 kΩ, R A = 80.923 kΩ, C F = 33 nF, C S = 180 pF, N 1C = 10000, etc. A resistor R F1 = 1 MΩ is kept in parallel to C F1 so as to provide a path for the flow of input bias current of opamp OA 1 . A passive phase lead network is put in between nodes m and n to compensate the effect of R F1 . A standard variable capacitance box having an accuracy of ±0.01% manufactured by Neptun, Geretsried, Germany was used to emulate the sensor capacitance C x . The sensor was excited using a sinusoidal signal v in = 1sin2000πt. Switch S 2 was implemented using IC CD4053. Opamps OA, OA 1 , OA 2 were realized using IC OP07. IC LM311 was used as comparators OC, OC 1 . Switch S 1 was implemented using two low on resistance IC MAX4601. IC MSP430G2553 [17] served as the CLU. The functioning of the special clock circuit has been verified by conducting a simulation study using LTSPICE. In the simulation, the parameters of the switches, opamp's and comparators were given as that of IC's CD4053, OP07, LM311 respectively. A reference voltage of 1.2 V was set and the number of transitions in a half cycle was observed. Fig. 7 shows waveforms at important points in the circuit used for generation of the special clock that can be used by the CDC. The value of m was chosen as 55 for illustration of the special clock. The capacitance C x was varied from 80 pF to 170 pF in steps of 5 pF and its corresponding de-integration counts N 2C and m C N 2 were noted down. A snapshot of the output v oi along with comparator outputs v C and v C1 is shown in Fig. 8 . At the end of every integration and de-integration periods, the switch S 3 is put in position-0 for a time period of one excitation cycle (if de-integration occurs with a partial cycle at the end, this time is more than one excitation cycle). During this time, the capacitor neither charges nor discharges as the input v i of integrator OA is connected to ground. This can be observed in Fig. 8 . It can also be seen that the converter completes the conversion within a few number of input excitation cycles, achieving a higher conversion rate compared to the CDC reported in [15] . The error characteristics for the actual N 2C obtained from the counter unit is shown in Fig 9. The count based on the new method (a), m C N 2 and its error characteristics are shown in Fig. 10 . It can be seen that the error has decreased noticeably based on the new method. The total conversion time Fig. 9 . Output count N2C obtained from the counter unit of the CLU with sensor capacitance Cx. This large error shows the need of a modified CDC. Fig. 7 . Waveforms at important points in the circuit used for generating special clock that can be used by the CDC, shown for negative half excitation cycle of vin. The circuit was simulated in a SPICE based environment (For illustration purpose the value of m was chosen to be 55).
worked out to be less than 10 ms for a full scale value of sensor capacitance C 1 . The new CDC ( 13 bit) has similar update rate compared to AD7151 (12-bit, 10 ms) but it is faster than AD7747 (24-bit, 124 ms). AD7151 and AD7747 use square wave signal for excitation whereas the new CDC employs a sine wave.
V. CONCLUSION
A Capacitance-to-Digital Converter (CDC) that uses a sinusoidal excitation for the capacitive sensor and provides a digital output, based on dual-slope technique, is presented. When dual-slope technique is employed along with sinusoidal excitation, it has been noticed that large errors are introduced owing to the non-linear change in the integrator output of the converter as a function of time. This is more pronounced when small number of excitation cycles is used, during the conversion time. The CDC reported in this paper presents a novel method that reduces this error. A prototype of the proposed CDC has been developed and tested. Worst case error obtained from the new CDC is 0.24%. A CDC reported earlier, showed higher accuracy but uses 4000 times more excitation cycles, in the integration period, than the new CDC.
